

http://adf.ly/3o8pJ

# Compal Confidential

## QLA01 LA7811P Schematics Document

### Intel Sandy Bridge Processor with DDRIII + Cougar Point

www.aitech1.ru

AIO M/B

2011-06-02

REV: 0.1

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	Cover Page
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number QLA01 M/B LA-7811P Schematic
				Date	Thursday, June 09, 2011
				Sheet	1 of 63


Compal Confidential

Model Name : QLA01

File Name : LA7811P

http://adf.ly/3o8pJ

\*1\* :2D Display  
\*2\* :3D Display



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title					
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Block Diagrams					
				Size	Document Number	Rev			
				Custom	QLA01 M/B LA-7811P			Sch	
				Date:	Thursday, June 09, 2011	Sheet	2	of	63

Schematic


DMI\_PTX\_HRX\_N[0..3] 14  
DMI\_PTX\_HRX\_P[0..3] 14

DMI\_HTX\_PRX\_N[0..3] 14  
DMI\_HTX\_PRX\_P[0..3] 14

PEG GTX\_C\_HRX\_P[0..15] 22  
PEG GTX\_C\_HRX\_N[0..15] 22

PEG HTX\_C\_GRX\_P[0..15] 22  
PEG HTX\_C\_GRX\_N[0..15] 22


Note: Use 0.1uF now; If need to support to Gen3, need change C1-C32 to 0.22uF.



PEG\_ICOMPI and RCOMPO signals should be shorted and routed

with - max length = 500 mils - Width/Space= (4 mils/15mils)  
PEG\_ICOMPO signals should be routed with - max length = 500 mils

- Width/Space (12 mils/15mils)



+1.05VCCIO

16 H\_FDI\_FSYNC0 AC5

16 H\_FDI\_LSYNC0 AC4

16 H\_FDI\_FSYNC1 AE5


16 H\_FDI\_LSYNC1 AE4

+1.05VCCIO

16 H\_FDI\_INT AG3

FDI\_ICOMP AE2


FDI\_ICOMPO AE1



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/07/20		Deciphered Date		2011/07/20		Title	
										PROCESSOR (1/6) DMI,FDI,PEG	
										Size B	
										Document Number	
										QLA01 M/B LA-7811P Schematic	
										Date: Thursday, June 16, 2011	
										Sheet 4 of 63	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev 1.A





10 DDR\_A\_DQ[0..63]  
10 DDR\_A\_DQS#[0..7]  
10 DDR\_A\_DQS0..7J  
10 DDR\_A\_MA[0..15]

10 DDR\_B\_DQ[0..63]  
11 DDR\_B\_DQS#[0..7]  
11 DDR\_B\_DQS0..7J  
11 DDR\_B\_MA[0..15]

JCPU1A SKT\_H2  
DDR\_A\_MA0 AY27 SA\_MA[0]  
DDR\_A\_MA1 AY24 SA\_MA[1]  
DDR\_A\_MA2 AW24 SA\_MA[2]  
DDR\_A\_MA3 AW23 SA\_MA[3]  
DDR\_A\_MA4 AY23 SA\_MA[4]  
DDR\_A\_MA5 AT24 SA\_MA[5]  
DDR\_A\_MA6 AT23 SA\_MA[6]  
DDR\_A\_MA7 AU22 SA\_MA[7]  
DDR\_A\_MA8 AV22 SA\_MA[8]  
DDR\_A\_MA9 AT22 SA\_MA[9]  
DDR\_A\_MA10 AV28 SA\_MA[10]  
DDR\_A\_MA11 AU21 SA\_MA[11]  
DDR\_A\_MA12 AT21 SA\_MA[12]  
DDR\_A\_MA13 AW32 SA\_MA[13]  
DDR\_A\_MA14 AU20 SA\_MA[14]  
DDR\_A\_MA15 AT20 SA\_MA[15]

10 DDR\_A\_WE# DDR\_A\_WE# AW29 SA\_WE#  
10 DDR\_A\_CAS# DDR\_A\_CAS# AV30 SA\_CAS#  
10 DDR\_A\_RAS# DDR\_A\_RAS# AU20 SA\_RAS#


10 DDR\_A\_BS0 DDR\_A\_BS0 AY29 SA\_BS\_0  
10 DDR\_A\_BS1 DDR\_A\_BS1 AW28 SA\_BS[1]  
10 DDR\_A\_BS2 DDR\_A\_BS2 AV20 SA\_BS[2]

10 DDR\_A\_CS0# AU20 SA\_CS#[0]  
10 DDR\_A\_CS1# AU20 SA\_CS#[1]  
10 DDR\_A\_CS2# AU20 SA\_CS#[2]  
10 DDR\_A\_CS3# AU20 SA\_CS#[3]

10 DDR\_A\_CKE0 AV19 SA\_CKE[0]  
10 DDR\_A\_CKE1 AT19 SA\_CKE[1]  
10 DDR\_A\_CKE2 AU18 SA\_CKE[2]  
10 DDR\_A\_CKE3 AV18 SA\_CKE[3]

10 DDR\_A\_ODT0 AV31 SA\_ODT[0]  
10 DDR\_A\_ODT1 AU32 SA\_ODT[1]  
10 DDR\_A\_ODT2 AU30 SA\_ODT[2]  
10 DDR\_A\_ODT3 AW33 SA\_ODT[3]

10 DDR\_A\_CLK0 AY25 SA\_CLK[0]  
10 DDR\_A\_CLK1 AW26 SA\_CLK[1]  
10 DDR\_A\_CLK2 AU26 SA\_CLK[2]  
10 DDR\_A\_CLK3 AW26 SA\_CLK[3]  
10 DDR\_A\_CLK4 AU26 SA\_CLK[4]  
10 DDR\_A\_CLK5 AW26 SA\_CLK[5]  
10 DDR\_A\_CLK6 AU26 SA\_CLK[6]  
10 DDR\_A\_CLK7 AW26 SA\_CLK[7]



AV13 SA\_DQS[8]  
AY13 SA\_DQS#[8]  
AU13 SA\_ECC\_CB[0]  
AW13 SA\_ECC\_CB[1]  
AY13 SA\_ECC\_CB[2]  
AU13 SA\_ECC\_CB[3]  
AY13 SA\_ECC\_CB[4]  
AU13 SA\_ECC\_CB[5]  
AY13 SA\_ECC\_CB[6]  
AW13 SA\_ECC\_CB[7]

DDR\_A

LOTES\_ACAZIF096P01\_SANDYBRIDGE

AJ3 DDR\_A\_D0  
AJ4 DDR\_A\_D1  
AL3 DDR\_A\_D2  
AL4 DDR\_A\_D3  
AJ2 DDR\_A\_D4  
AJ1 DDR\_A\_D5  
AL2 DDR\_A\_D6  
AL1 DDR\_A\_D7  
AN1 DDR\_A\_D8  
AN4 DDR\_A\_D9  
AR3 DDR\_A\_D10  
AR4 DDR\_A\_D11  
AN2 DDR\_A\_D12  
AN3 DDR\_A\_D13  
AR2 DDR\_A\_D14  
AR1 DDR\_A\_D15  
AV2 DDR\_A\_D16  
AW3 DDR\_A\_D17  
AV5 DDR\_A\_D18  
AV5 DDR\_A\_D19  
AU2 DDR\_A\_D20  
SA\_DQ[21]  
AU5 DDR\_A\_D22  
AV5 DDR\_A\_D23  
AY7 DDR\_A\_D24  
AU7 DDR\_A\_D25  
AV9 DDR\_A\_D26  
AU9 DDR\_A\_D27  
AV7 DDR\_A\_D28  
AW7 DDR\_A\_D29  
AW9 DDR\_A\_D30  
AU5 DDR\_A\_D31  
AU35 DDR\_A\_D32  
AW37 DDR\_A\_D33  
AU39 DDR\_A\_D34  
AU36 DDR\_A\_D35  
AW35 DDR\_A\_D36  
AY36 DDR\_A\_D37  
AU38 DDR\_A\_D38  
AU37 DDR\_A\_D39  
AR40 DDR\_A\_D40  
AR37 DDR\_A\_D41  
AN38 DDR\_A\_D42  
AN37 DDR\_A\_D43  
AR39 DDR\_A\_D44  
AR38 DDR\_A\_D45  
AN40 DDR\_A\_D46  
AL40 DDR\_A\_D47  
AL40 DDR\_A\_D48  
AL37 DDR\_A\_D49  
AJ38 DDR\_A\_D50  
AL38 DDR\_A\_D51  
AL38 DDR\_A\_D52  
AL38 DDR\_A\_D53  
AJ39 DDR\_A\_D54  
AJ40 DDR\_A\_D55  
AG40 DDR\_A\_D56  
AG37 DDR\_A\_D57  
AE37 DDR\_A\_D58  
AE37 DDR\_A\_D59  
AG39 DDR\_A\_D60  
AG38 DDR\_A\_D61  
AE39 DDR\_A\_D62  
AE40 DDR\_A\_D63

AK3 DDR\_A\_DQS0  
AP3 DDR\_A\_DQS1  
AW4 DDR\_A\_DQS2  
AV8 DDR\_A\_DQS3  
AV37 DDR\_A\_DQS4  
AP38 DDR\_A\_DQS5  
AK38 DDR\_A\_DQS6  
AF38 DDR\_A\_DQS7  
AK2 DDR\_A\_DQS#0  
AP2 DDR\_A\_DQS#1  
AV4 DDR\_A\_DQS#2  
AW8 DDR\_A\_DQS#3  
AV36 DDR\_A\_DQS#4  
AP39 DDR\_A\_DQS#5  
AK39 DDR\_A\_DQS#6  
AF39 DDR\_A\_DQS#7

1 OF 11  
CONN@

10 DDR\_B\_DQ[0..63]  
11 DDR\_B\_DQS#[0..7]  
11 DDR\_B\_DQS0..7J  
11 DDR\_B\_MA[0..15]

JCPU1B SKT\_H2  
DDR\_B\_MA0 AK24 SB\_MA[0]  
DDR\_B\_MA1 AM20 SB\_MA[1]  
DDR\_B\_MA2 AM19 SB\_MA[2]  
DDR\_B\_MA3 AK18 SB\_MA[3]  
DDR\_B\_MA4 AP19 SB\_MA[4]  
DDR\_B\_MA5 AP18 SB\_MA[5]  
DDR\_B\_MA6 AM18 SB\_MA[6]  
DDR\_B\_MA7 AL18 SB\_MA[7]  
DDR\_B\_MA8 AN18 SB\_MA[8]  
DDR\_B\_MA9 AY17 SB\_MA[9]  
DDR\_B\_MA10 AU17 SB\_MA[10]  
DDR\_B\_MA11 AU17 SB\_MA[11]  
DDR\_B\_MA12 AT18 SB\_MA[12]  
DDR\_B\_MA13 AR26 SB\_MA[13]  
DDR\_B\_MA14 AY16 SB\_MA[14]  
DDR\_B\_MA15 AV16 SB\_MA[15]

11 DDR\_B\_WE# DDR\_B\_WE# AR26 SB\_WE#  
11 DDR\_B\_CAS# DDR\_B\_CAS# AK26 SB\_CAS#  
11 DDR\_B\_RAS# DDR\_B\_RAS# AP26 SB\_RAS#


11 DDR\_B\_BS0 DDR\_B\_BS0 AP23 SB\_BS[0]  
11 DDR\_B\_BS1 DDR\_B\_BS1 AM24 SB\_BS[1]  
11 DDR\_B\_BS2 DDR\_B\_BS2 AW17 SB\_BS[2]

11 DDR\_B\_CS0# AN25 SB\_CS#[0]  
11 DDR\_B\_CS1# AN25 SB\_CS#[1]  
11 DDR\_B\_CS2# AL32 SB\_CS#[2]  
11 DDR\_B\_CS3# AT32 SB\_CS#[3]

11 DDR\_B\_CKE0 AU16 SB\_CKE[0]  
11 DDR\_B\_CKE1 AY15 SB\_CKE[1]  
11 DDR\_B\_CKE2 AW15 SB\_CKE[2]  
11 DDR\_B\_CKE3 AV15 SB\_CKE[3]

11 DDR\_B\_ODT0 AL26 SB\_ODT[0]  
11 DDR\_B\_ODT1 AP26 SB\_ODT[1]  
11 DDR\_B\_ODT2 AM26 SB\_ODT[2]  
11 DDR\_B\_ODT3 AK26 SB\_ODT[3]

11 DDR\_B\_CLK0 AL21 SB\_CLK[0]  
11 DDR\_B\_CLK1 AL21 SB\_CLK[1]  
11 DDR\_B\_CLK2 AL21 SB\_CLK[2]  
11 DDR\_B\_CLK3 AL21 SB\_CLK[3]  
11 DDR\_B\_CLK4 AL21 SB\_CLK[4]  
11 DDR\_B\_CLK5 AL21 SB\_CLK[5]  
11 DDR\_B\_CLK6 AL21 SB\_CLK[6]  
11 DDR\_B\_CLK7 AL21 SB\_CLK[7]



SB\_CLK[0]

SB\_CLK[0]  
SB\_CLK[1]  
SB\_CLK[2]  
SB\_CLK[3]  
SB\_CLK[4]  
SB\_CLK[5]  
SB\_CLK[6]  
SB\_CLK[7]

FC\_AH1  
FC\_AH4DDR\_B  
2 OF 11

LOTES\_ACAZIF096P01\_SANDYBRIDGE

<REV>  
<BALLMAP\_REV>


AG7 DDR\_B\_D0  
AG8 DDR\_B\_D1  
AJ9 DDR\_B\_D2  
AJ8 DDR\_B\_D3  
AG5 DDR\_B\_D4  
AG6 DDR\_B\_D5  
AJ6 DDR\_B\_D6  
AJ7 DDR\_B\_D7  
AJ7 DDR\_B\_D8  
AM7 DDR\_B\_D9  
AM10 DDR\_B\_D10  
AL10 DDR\_B\_D11  
AL8 DDR\_B\_D12  
AM6 DDR\_B\_D13  
AL9 DDR\_B\_D14  
AM9 DDR\_B\_D15  
AP7 DDR\_B\_D16  
AR7 DDR\_B\_D17  
AP10 DDR\_B\_D18  
AR10 DDR\_B\_D19  
AP6 DDR\_B\_D20  
AR6 DDR\_B\_D21  
AP9 DDR\_B\_D22  
AR9 DDR\_B\_D23  
AM12 DDR\_B\_D24  
AM13 DDR\_B\_D25  
AR13 DDR\_B\_D26  
AP13 DDR\_B\_D27  
AL12 DDR\_B\_D28  
AL13 DDR\_B\_D29  
AR12 DDR\_B\_D30  
AP12 DDR\_B\_D31  
AR28 DDR\_B\_D32  
AR29 DDR\_B\_D33  
AL28 DDR\_B\_D34  
AL29 DDR\_B\_D35  
AP28 DDR\_B\_D36  
AP29 DDR\_B\_D37  
AM28 DDR\_B\_D38  
AM29 DDR\_B\_D39  
AP32 DDR\_B\_D40  
AP31 DDR\_B\_D41  
AP35 DDR\_B\_D42  
AP34 DDR\_B\_D43  
AR32 DDR\_B\_D44  
AR31 DDR\_B\_D45  
AR35 DDR\_B\_D46  
AR34 DDR\_B\_D47  
AM32 DDR\_B\_D48  
AM31 DDR\_B\_D49  
AL35 DDR\_B\_D50  
AL32 DDR\_B\_D51  
AM34 DDR\_B\_D52  
AL31 DDR\_B\_D53  
AM35 DDR\_B\_D54  
AL34 DDR\_B\_D55  
AH35 DDR\_B\_D56  
AE34 DDR\_B\_D57  
AE34 DDR\_B\_D58  
AE35 DDR\_B\_D59  
AJ35 DDR\_B\_D60  
AJ34 DDR\_B\_D61  
AE33 DDR\_B\_D62  
AF35 DDR\_B\_D63

AH7 DDR\_B\_DQS0  
AR8 DDR\_B\_DQS1  
AN13 DDR\_B\_DQS2  
AN13 DDR\_B\_DQS3  
AN29 DDR\_B\_DQS4  
AP33 DDR\_B\_DQS5  
AL33 DDR\_B\_DQS6  
AG35 DDR\_B\_DQS7

AH6 DDR\_B\_DQS#0  
AL8 DDR\_B\_DQS#1  
AP2 DDR\_B\_DQS#2  
AN12 DDR\_B\_DQS#3  
AN28 DDR\_B\_DQS#4  
AR33 DDR\_B\_DQS#5  
AM33 DDR\_B\_DQS#6  
AG34 DDR\_B\_DQS#7

CONN@

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PROCESSOR (3/6) DDRIII	
Size B	Document Number	QLA01 M/B LA-7811P Schematic		Rev	1.A
Date:	Thursday, June 16, 2011	Sheet	6	of	63




(Place these capacitors inside CPU socket cavity, top layer)

10/23 Change symbol of C93 from SGA00000Y80 to SF000002N00  
11/4 Change PN of C93 from SF000002N00 to SF000001G00

[illegible]

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	PROCESSOR (5/6) PWR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Document Number	1.A
				QLA01 M/B LA-7811P Schematic	
Date:	Thursday, June 09, 2011	Sheet	8	of	63



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	PROCESSOR (6/6) VSS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custum	QLA01 M/B LA-7811P Schematic	1.A
				Date:	Thursday, June 09, 2011	Sheet 9 of 63

http://adf.ly/3o8pJ

Layout Note: Place C94 on Bottom Layer at DIMM close to CPU

Layout Note: Place near JDIMMA

Layout Note: Place near JDIMMA

10/23 Change symbol of C107 from SGA20331E10 to SF000002M00

All VREF traces should have 10 mil trace width

Layout Note: Place near JDIMM1.203/204



STANDARD: 5.2mm

DDR A DM0	R22	1	2	0 0402 5%
DDR A DM1	R23	1	2	0 0402 5%
DDR A DM2	R24	1	2	0 0402 5%
DDR A DM3	R25	1	2	0 0402 5%
DDR A DM4	R26	1	2	0 0402 5%
DDR A DM5	R27	1	2	0 0402 5%
DDR A DM6	R28	1	2	0 0402 5%
DDR A DM7	R29	1	2	0 0402 5%

Security Classification		Compal Secret Data	
Issued Date	2010/07/20	Deciphered Date	2011/07/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
DDRIII CHANNELA			
Size	Document Number	Rev	
Custom	QLA01 M/B LA-7811P Schematic	1.A	
Date:	Thursday, June 16, 2011	Sheet	10 of 63

**All VREF traces should have 10 mil trace width**




<Address: 01>

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>			
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	<b>DDRIII CHANNELB</b>		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	<b>QLA01 M/B LA-7811P Schematic</b>	1.0	
				Date:	Thursday, June 16, 2011	Sheet 11 of 63	



### HDA for AUDIO




### HDA SDO





ME debug mode,  
this signal has a weak internal pull down  
★Low = Disable (default)  
High = Enable (flash descriptor security override)

### HDA SYNC

This signal has a weak internal pull down  
H=>On Die PLL is supplied by 1.5V  
L=>On Die PLL is supplied by 1.8V  
★Need to pull high for Huron River platform




PCH\_RSMRST# R303 1 0.0402 5% PCH\_DPWRKOK  
★ Stuff R303 if do not support DeepSX state  
EC\_PWROK R344 2 0.0402 5% PCH\_PWROK R




SUS\_PWR\_ACK\_R R391 1 0.0402 5% SUSWARN#\_R

Stuff R391 if EC don't want to involve in the handshake mechanism for the DeepSX state entry and exit






PCH\_SPKR:HIGH= Enable (No Reboot); ★ LOW= Disable(Default)



On-Die PLL Voltage Regulator  
H: Enable  
L: Disable

XDP\_DBRESET# C676 1 0.1U 0402 16V4Z



8/13 Add C676 close to U1(EMI request)




Security Classification		Compal Secret Data	
Issued Date	2010/07/20	Deciphered Date	2011/07/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
PCH (2/9) LPC, HDA, SMBUS			
Size	Document Number	Title	
Custom	QLA01 M/B LA-7811P Schematic	Rev 1.A	
Date	Thursday, June 16, 2011	Sheet	13 of 63






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	PCH (3/9) DMI, USB, PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size A	Document Number QLA01 M/B LA-7811P Schematic 1.A
Date:	Thursday, June 16, 2011	Sheet	14	of	63





DMI & FDI Termination Voltage	
NV_CLE	Set to VCC when HIGH
	Set to VSS when LOW


Note: Place R637 close to U1.R47 and <=100 mils



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	PCH (4/9) CRT, DPI, VRAM
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	QLA01 M/B LA-7811P Schematic
				Date	Thursday, June 16, 2011
				Sheet	15 of 63

















Boot BIOS Strap		
PCH_GNT1#	PCH_GPIO19	Boot BIOS Location
0	0	LPC
0	1	Reserved
1	0	PCI
1	1	SPI *







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH (6/9) CLOCK		
				Size	Document Number	Rev
				Custm	QLA01 M/B LA-7811P Schematic	1.A
Date:				Thursday, June 16, 2011	Sheet	17 of 63

http://adf.ly/3o8pJ



9 OF 10  
BD82H67-SLJ49-B3\_FCBGA942

Security Classification		Compal Secret Data				Compal Electronics, Inc.									
Issued Date		2010/07/20		Deciphered Date		2011/07/20		Title							
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.								PCH (7/9) PWR							
								Size	Document Number				Rev		
								Custom	QLA01 M/B LA-7811P Schematic				1.A		
								Date:	Thursday, June 16, 2011			Sheet	18	of	63




9/7 Add

R154

FBM-11-160808-601-T\_0603  
UMA@

U1



**NOTE:** PCH adds support for panel power sequencing required for embedded DisplayPort support. L\_VDDEN, L\_BKLTEN and L\_BKLCTL pins are added on the PCH for panel power sequencing. It is important to note that a 6 layer board design may be required to access these pins on the PCH package in a fully featured platform design.

www.tech1.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCH(9/9)VSS		
				Size	Document Number	Rev
				Custom	QLA01 M/B LA-7811P Schematic	1.A
				Date:	Thursday, June 16, 2011	Sheet 20 of 63

NC



LVDS/TMDS

TEST

SERIAL

GENERAL






N12P-GV1-A1\_BGA973 VGA@








Security Classification		Compal Secret Data	
Issued Date	2010/07/20	Deciphered Date	2011/07/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

Compal Electronics, Inc.			
Title			
VGA(1/12)-LVDS/HDMI/DP/THM			
Size	Document Number	Rev	
	QLA01 M/B LA-7811P Schematic	1.A	
Date	Thursday, June 16, 2011	Sheet	21 of 63





PEG GTX C HRX P0	C179	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P0	AL17	PXK TX0
PEG GTX C HRX P1	C180	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N0	AM17C	PXK TX0,N
PEG GTX C HRX P1	C181	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P1	AM18	PXK TX1
PEG GTX C HRX P2	C182	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N1	AM19C	PXK TX1,N
PEG GTX C HRX N2	C183	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P2	AM19	PXK TX2
PEG GTX C HRX N2	C184	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N2	AK19C	PXK TX2,N
PEG GTX C HRX P3	C185	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P3	AL20	PXK TX3
PEG GTX C HRX N3	C186	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N3	AM20C	PXK TX3,N
PEG GTX C HRX P4	C187	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P4	AM21	PXK TX4
PEG GTX C HRX N4	C188	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N4	AM22C	PXK TX4,N
PEG GTX C HRX P5	C189	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P5	AL22	PXK TX5
PEG GTX C HRX N5	C190	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N5	AM23	PXK TX5,N
PEG GTX C HRX P6	C191	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P6	AL23C	PXK TX6
PEG GTX C HRX N6	C192	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N6	AM23C	PXK TX6,N
PEG GTX C HRX P7	C193	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P7	AM24	PXK TX7
PEG GTX C HRX N7	C194	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N7	AM25	PXK TX7,N
PEG GTX C HRX P8	C195	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P8	AL25	PXK TX8
PEG GTX C HRX N8	C196	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N8	AK25C	PXK TX8,N
PEG GTX C HRX P9	C197	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P9	AM26	PXK TX9
PEG GTX C HRX N9	C198	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N9	AM26C	PXK TX9,N
PEG GTX C HRX P10	C199	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P10	AM27	PXK TX10
PEG GTX C HRX N10	C200	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N10	AM28	PXK TX10,N
PEG GTX C HRX P11	C201	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P11	AL28	PXK TX11
PEG GTX C HRX N11	C202	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N11	AK28C	PXK TX11,N
PEG GTX C HRX P12	C203	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P12	AK28	PXK TX12
PEG GTX C HRX N12	C204	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N12	AL28	PXK TX12,N
PEG GTX C HRX P13	C205	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P13	AM29	PXK TX13
PEG GTX C HRX N13	C206	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N13	AM30C	PXK TX13,N
PEG GTX C HRX P14	C207	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P14	AM31	PXK TX14
PEG GTX C HRX N14	C208	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N14	AM31C	PXK TX14,N
PEG GTX C HRX P15	C209	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX P15	AK31C	PXK TX15
PEG GTX C HRX N15	C210	1	2	VGA0:1U 0402 16V7K	PEG GTX HRX N15	AP32	PXK TX15,N



PEG HTX C GRX P0	AP17	PEG RX0
PEG HTX C GRX N0	AP17C	PEG RX0_N
PEG HTX C GRX P1	AN19	PEG RX1
PEG HTX C GRX N1	AN19C	PEG RX1_N
PEG HTX C GRX P2	AB19	PEG RX2
PEG HTX C GRX N2	AB19C	PEG RX2_N
PEG HTX C GRX P3	AP20	PEG RX3
PEG HTX C GRX N3	AN20	PEG RX3_N
PEG HTX C GRX P4	AN22	PEG RX4
PEG HTX C GRX N4	AN22C	PEG RX4_N
PEG HTX C GRX P5	AB22	PEG RX5
PEG HTX C GRX N5	AB22C	PEG RX5_N
PEG HTX C GRX P6	AP23	PEG RX6
PEG HTX C GRX N6	AN23	PEG RX6_N
PEG HTX C GRX P7	AN25	PEG RX7
PEG HTX C GRX N7	AP25C	PEG RX7_N
PEG HTX C GRX P8	AB26	PEG RX8
PEG HTX C GRX N8	AB26C	PEG RX8_N
PEG HTX C GRX P9	AP26	PEG RX9
PEG HTX C GRX N9	AN26	PEG RX9_N
PEG HTX C GRX P10	AB28	PEG RX10
PEG HTX C GRX N10	AB28C	PEG RX10_N
PEG HTX C GRX P11	AB28	PEG RX11
PEG HTX C GRX N11	AB28C	PEG RX11_N
PEG HTX C GRX P12	AN29	PEG RX12
PEG HTX C GRX N12	AN29C	PEG RX12_N
PEG HTX C GRX P13	AN31	PEG RX13
PEG HTX C GRX N13	AB31C	PEG RX13_N
PEG HTX C GRX P14	AB31	PEG RX14
PEG HTX C GRX N14	AB32C	PEG RX14_N
PEG HTX C GRX P15	AB34	PEG RX15
PEG HTX C GRX N15	AB34C	PEG RX15_N

PEG GTX HXR0	AL17	PEX TX0
PEG GTX HXR0	AM17C	PEX TX0_N
PEG GTX HXR1	AM18	PEX TX1
PEG GTX HXR1	AM19C	PEX TX1_N
PEG GTX HXR2	AK19	PEX TX2
PEG GTX HXR3	AL20	PEX TX2_N
PEG GTX HXR3	AM20C	PEX TX3
PEG GTX HXR4	AM21	PEX TX4
PEG GTX HXR4	AM22C	PEX TX4_N
PEG GTX HXR5	AL22	PEX TX5
PEG GTX HXR5	AM22C	PEX TX5_N
PEG GTX HXR6	AL23C	PEX TX6
PEG GTX HXR6	AM23C	PEX TX6_N
PEG GTX HXR7	AM24	PEX TX7
PEG GTX HXR7	AM25C	PEX TX7_N
PEG GTX HXR8	AL25C	PEX TX8
PEG GTX HXR8	AK25C	PEX TX8_N
PEG GTX HXR9	AM26	PEX TX9
PEG GTX HXR9	AM26C	PEX TX9_N
PEG GTX HXR10	AM28	PEX TX10
PEG GTX HXR11	AL28	PEX TX11
PEG GTX HXR11	AM28C	PEX TX11_N
PEG GTX HXR12	AK28	PEX TX12
PEG GTX HXR12	AL28C	PEX TX12_N
PEG GTX HXR13	AM29	PEX TX13
PEG GTX HXR13	AM30C	PEX TX13_N
PEG GTX HXR14	AL30	PEX TX14
PEG GTX HXR15	AM31C	PEX TX14_N
PEG GTX HXR15	AP32	PEX TX15

**PCI EXPRESS**  
**DVO**

ai

CLK	
-----	--

I2C	DACs
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100

P-GV1-A1\_BGA973

Pinout diagram for the r.f.ly/3o8pJ connector. The diagram shows a 28-pin connector with pins labeled G1P01 through G2P24. The pins are connected to various signals:

- G1P01-K2: VGA HDMI DET
- G1P02-K3: VGA BL PWM
- G1P03-H3: VGA ENVD0
- G1P04-H2: VGA ENBK1
- G1P05-H1: GPU VID0
- G1P06-H4: GPU VID1
- G1P07-H6: GPU8
- G1P08-H7: THERM# VGA
- G1P09-K4: THERM# VGA 21
- G1P10-K5: GPI012
- G1P11-H7: T30
- G1P12-J6: VGA IFPE DET\_R
- G1P13-L1
- G1P14-L2
- G1P15-L4
- G1P16-L4
- G1P17-M4
- G1P18-L7
- G1P19-L5
- G1P20-V30: VGA IFPE DET
- G1P21-K6
- G1P22-L6
- G1P23-M6
- G1P24-M7

MIOA_D0_NC	<u>N1</u>
MIOA_D1_NC	<u>P4</u>
MIOA_D2_NC	<u>P1</u>
MIOA_D3_NC	<u>P2</u>
MIOA_D4_NC	<u>P3</u>
MIOA_D5_NC	<u>T3</u>
MIOA_D6_NC	<u>T2</u>
MIOA_D7_NC	<u>T1</u>
MIOA_D8_NC	<u>I4</u>
MIOA_D9_NC	<u>I1</u>
MIOA_D10_NC	<u>I3</u>
MIOA_D11_NC	<u>I2</u>
MIOA_D12_NC	<u>R6</u>
MIOA_D13_NC	<u>T6</u>
MIOA_D14_NC	<u>N6</u>

MI0B_D0_NC	<u>Y1</u>
MI0B_D1_NC	<u>Y2</u>
MI0B_D2_NC	<u>Y3</u>
MI0B_D3_NC	<u>AB3</u>
MI0B_D4_NC	<u>AB2</u>
MI0B_D5_NC	<u>AB1</u>
MI0B_D6_NC	<u>AC4</u>
MI0B_D7_NC	<u>AC1</u>
MI0B_D8_NC	<u>AC2</u>
MI0B_D9_NC	<u>AC3</u>
MI0BD_10_NC	<u>AE3</u>
MI0B_D11_NC	<u>AE2</u>
MI0B_D12_NC	<u>UE</u>
MI0B_D13_NC	<u>WB</u>
MI0B_D14_NC	<u>Y6</u>

MIOA\_HS\_SYNC\_NC N3  
MIOA\_VS\_SYNC\_NC L3  
MIOB\_HS\_SYNC\_NC W1  
MIOB\_VS\_SYNC\_NC W2  
MIOA\_DE\_NC N2  
MIOA\_CTL3\_NC P5  
MIOA\_VREF\_NC N5

MI0B\_DE\_NC Y5  
MI0B\_CTL3\_NC W3  
MI0B\_VREF\_NC A1  
  
MI0A\_CLKIN\_NC N4 **R173** 1 **VGA@** 2 **10K 0402 50%**  
MI0A\_CLKOUT\_NC R4  
  
MI0B\_CLKIN\_NC A1 **R175** 1 **VGA@** 2 **10K 0402 50%**  
MI0B\_CLKOUT\_NC V4  
  
MI0A\_CLKOUT\_NC\_NC T4  
MI0B\_CLKOUT\_NC\_NC W4  
  
MI0BAL\_PU\_VDDQ\_NC L15  
MI0BAL\_PU\_GND\_NC T5  
  
MI0BAL\_PU\_VDDQ\_NC A47  
MI0BAL\_PU\_GND\_NC A46




DACA\_RED AM14  
 DACA\_GREEN AM14  
 DACA\_BLUE AL14  
  
 DACB\_VSYNC AM13  
 DACB\_VSYNC AL13  
  
 DACB\_VDD AJ12 +DACA\_VDD 2  
 DACB\_VREF AK12  
 DACB\_VREF AK13  
  
 DACB\_RED AK4  
 DACB\_GREEN AL4  
 DACB\_BLUE AJ4  
  
 DACB\_VSYNC AM1  
 DACB\_VSYNC AM2  
  
 DACB\_VDD AG7 +DACB\_VDD 2  
 DACB\_VREF AK6  
 DACB\_VREF AH7

R182  
 10K\_0402 5%VGA@  
 1  
 2  
 3  
 15  
 10K\_0402 5%  
 VGA@  
 10K\_0402 5%

8/1

Security Classification		Compal Secret Data	
Issued Date	2010/07/20	Deciphered Date	2011/07/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.			

<b>Compal Electronics, Inc.</b>			
Title <b>VGA(2/12)-PCIE/DAC/GPIO</b>			
Size	Document Number	Rev	
	<b>QLA01 M/B LA-7811P Schematic</b>	<b>1.A</b>	
Date:	<b>Thursday, June 16, 2011</b>	Sheet	<b>22 of 63</b>










Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Rev	
				Date: Thursday, June 09, 2011	
				Sheet 23 of 63	


VGA(3/12)-VGA CORE


Rev J A

QLA01 M/B LA-7811P Schematic





POWER





Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	VGA(512)-GND	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, June 09, 2011
				Sheet	25 of 63
				Rev	1.A
				QLA01 M/B LA-7811P Schematic	






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Date:	Thursday, June 09, 2011
				Sheet	27 of 63
				Rev	1.A
				QLA01 M/B LA-7811P Schematic	





### Memory Partition A - Upper 32 bits



Security Classification		Compal Secret Data		Compal Electronics, Inc.						
Issued Date		2010/07/20	Deciphered Date	2011/07/20		Title				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						VRAM DDR5 / Channel A				
						Size	Document Number		Rev	
						Cusom	QLA01 M/B LA-7811P Schematic		A	
Date:		Thursday, June 16, 2011		Sheet 29 of 63						







<http://adf.ly/3o8pJ>

Resistor Values	Pull-up to +3VGS	Pull-down to Gnd
5K	1000	0000
10K	1001	0001
15K	1010	0010
20K	1011	0011
25K	1100	0100
30K	1101	0101
35K	1110	0110
45K	1111	0111

Physical Strapping pin	Power Rail	Logical Strapping Bit3	Logical Strapping Bit2	Logical Strapping Bit1	Logical Strapping Bit0
ROM_SO	GS	XCLK_417	FB_0_BAR_SIZE	SMB_ALT_ADDR	VGA_DEVICE
	GV	FB[1]	FB[0]		
ROM_SCLK	GS	+3VGS	PCI_DEVID[4]	SUB_VENDOR	PEX_PLL_EN_TERM
	GV				
ROM_SI	+3VGS	RAMCFG[3]	RAMCFG[2]	RAMCFG[1]	RAMCFG[0]
STRAP0	+3VGS	USER[3]	USER[2]	USER[1]	USER[0]
STRAP1	+3VGS	3GIO_PADCFG[3]	3GIO_PADCFG[2]	3GIO_PADCFG[1]	3GIO_PADCFG[0]
STRAP2	+3VGS	PCI_DEVID[3]	PCI_DEVID[2]	PCI_DEVID[1]	PCI_DEVID[0]
STRAP3	+3VGS	SOR3_EXPOSED	SOR2_EXPOSED	SOR1_EXPOSED	SOR0_EXPOSED
STRAP4	+3VGS	RESERVED	RESERVED	PCIE_MAX_SPEED	DP_PLL_VDD33V



GPU	Frenq.	Memory Size	Memory Config	strap0	strap1	strap2	strap3	strap4	ROM_SI	ROM_SO	ROM_SCLK
N12P-GV	900 MHz	64M* 16* 4 512MB	K4W1G1646G-BC11 SA00004GS00	1111	0000	0000	1010	0011	0010	1001	1000
				R1221 PU 45K	R1235 PD 5K	R1226 PD 5K	R1642 PU 15K	R1644 PD 20K	R289 PD 15K	R1228 PU 10K	R1229 PU 5K
N12P-GV	900 MHz	64M* 16* 4 512MB	H5TQ1G63DFR-11C SA000041S20	1111	0000	0000	1010	0011	0100	1001	1000
				R1221 PU 45K	R1235 PD 5K	R1226 PD 5K	R1642 PU 15K	R1644 PD 20K	R289 PD 25K	R1228 PU 10K	R1229 PU 5K
N12P-GV	900 MHz	128M* 16* 4 1GB	K4W2G1646C-HC11 SA000047Q00	1111	0000	0000	1010	0011	0110	1001	1000
				R1221 PU 45K	R1235 PD 5K	R1226 PD 5K	R1642 PU 15K	R1644 PD 20K	R289 PD 35K	R1228 PU 10K	R1229 PU 5K
N12P-GV	900 MHz	128M* 16* 4 1GB	H5TQ2G63BFR-11C SA00003YO30	1111	0000	0000	1010	0011	0111	1001	1000
				R1221 PU 45K	R1235 PD 5K	R1226 PD 5K	R1642 PU 15K	R1644 PD 20K	R289 PD 10K	R1228 PU 10K	R1229 PU 5K

**SUB\_VENDOR**

0	No VBIOS ROM (Default)
1	BIOS ROM is present

**XCLK\_417**

0	277MHz (Default)
1	Reserved

**FB\_0\_BAR\_SIZE**

0	256MB (Default)
1	Reserved

**User [3:0]**

1111	EDID is used 1920x1080
1000-1100	Customer defined

**3GIO\_PADCFG[3:0]**

0000	RESERVED
0110	Notebook Default

**PEX\_PLL\_EN\_TERM**

0	Disable (Default)
1	Enable

**SLOT\_CLOCK\_CFG**

0	GPU and MCH don't share a common reference clock
1	GPU and MCH share a common reference clock (Default)

**SMBUS\_ALT\_ADDR**

0	0x9E (Default)
1	0x9C (Multi-GPU usage)

**VGA\_DEVICE**

0	3D Device
1	VGA Device (Default)

**PCIE\_MAX\_SPEED**


1	Default
---	---------

**DP\_PLL\_VDD33V**


0	Default
---	---------

GPU	Package	DeviceID	PCI_DEVID[5..0]
N12P-GS	GB2-128	0x0DF4	(..1111 0100)
N12P-GV-B	GB2b-128	0x1050	(..0101 0000)

0804 Vendor suggest close to Cap.




PORT 1  
(PC-mode)




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	HDMI Switch
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	11.5
				Document Number	Rev
				Custom QLA01 M/B LA-7811P Schematic	
Date:	Thursday, June 16, 2011	Sheet	31	of	63

### 0810 Vendor suggest to reserve for EDID debug




### 12/11 3D Scaler Pin define update



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
				3D Scaler	
				Size	Rev
				Custom	1.A
				Date: Thursday, June 16, 2011	
				1 Sheet 32 of 63	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.



5/18 Change R332 from 100K to 10K ohm

135mA

3+VS

R332 @ 10K 0402 5%

10K

R335 1 2 0 0402 5%

12 CAM\_OFF

43 EC\_CAM\_OFF

R342 1 2 0 0402 5%

R331 1 2 0 0402 5%

Q12 @ AQ3413\_SOT23-3

01U 0402 16V4Z

C444 1 100U\_0603\_6.3V6M

40 mils

CAM PWR

100U\_0603\_6.3V6M




Figure 1: Pin connections of the ACES\_87242-3001-09 module. The diagram shows a 32-pin connector on the left and a 32-pin connector on the right. The left connector pins are labeled 1 through 32. The right connector pins are labeled 1 through 32. The connections are as follows: Pin 1 to TX0+, Pin 2 to TX0-, Pin 3 to TX0+, Pin 4 to TX0-, Pin 5 to TX0+, Pin 6 to TX0-, Pin 7 to TX0+, Pin 8 to TX0-, Pin 9 to TX0+, Pin 10 to TX0-, Pin 11 to TX0+, Pin 12 to TX0-, Pin 13 to TX0+, Pin 14 to TX0-, Pin 15 to TX0+, Pin 16 to TX0-, Pin 17 to TX0+, Pin 18 to TX0-, Pin 19 to TX0+, Pin 20 to TX0-, Pin 21 to TX0+, Pin 22 to TX0-, Pin 23 to TX0+, Pin 24 to TX0-, Pin 25 to TX0+, Pin 26 to TX0-, Pin 27 to TX0+, Pin 28 to TX0-, Pin 29 to TX0+, Pin 30 to TX0-, Pin 31 to TX0+, Pin 32 to TX0-. The module is labeled 'J\_VDS1' and 'ACES\_87242-3001-09 CONN@'. A large 'W' watermark is visible on the right side of the diagram.

### Touch Panel

PVT change from alw to vs for EUP.

①D11

+5VS O 4 VIN IO1 2 USB20 P4 R

USB20\_N4\_R 3 IO2 GND 1

PTR5V0U2X\_SOT143-4

100mA

+5VS O

C458 1 2 0.1U\_0402\_16V4Z

C459 1 2 1U\_0603\_10V6K

JTOUCH

1C 1

2C 2

3C 3

4C 4

5C 5

6C 6

7C 7

8C 8

9C 9

10C 10

Shield GND



ACES\_87213-0500Q\_5P

CONN

[illegible]

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> LCD CONN. / WebCam	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	Document Number
				QLA01 M/B LA-7811P Schematic	
Date:	Thursday, June 16, 2011	Sheet	34	of	63

## HDD POWER Conn




12/6 Change footprint of JWAF1 from SP02000AO00 to SP02000EB00

Layout Note: Place C918/C919/C920/C921 close to JWAFER1



**HDD**

<http://adf.ly/3o8pJ>

## SATA HDD Conn.



## ODD POWER Conn




12/6 Change footprint of JWAF1 from SP02000AO00 to SP02000EB00

10/28 Add C928/C929

Layout Note: Place C928/C929 close to JWAFER2

**ODD**




## SATA ODD Conn.






**SSD**

www.aitech1.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	HDD & ODD & SSD Connector
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number QLA01 M/B LA-7811P Schematic 1.A
				Date:	Thursday, June 16, 2011
				Sheet	35 of 63




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	IO BD CONN
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	QLA01 M/B LA-7811P Schematic
				Custom	
Date: Thursday, June 16, 2011				Sheet	38 of 63






Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				PCIE-Card Reader-RTS5209
Size	Document Number	Rev		1.A
Date	Thursday, June 16, 2011	Sheet	37	of 63









http://add.ly/3e8pJ



Sense Pin	Impedance	Codec Signals
SENSE A	20K	PORT1 (PIN 21, 22)
SENSE B	5.1K	PORT-2 (PIN 32, 33)




1026 DEL MIC\_R\_VREFO











1026 Change U32 from SA00004BR00 to SA00003G300

10/23 Add C460/C508/C553(EMI suggest)




Security Classification	Compal Secret Data	Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.		Compal Electronics, Inc. HD Audio Codec ALC663	
Size B		Document Number	Rev 1.A
Date: Thursday, June 16, 2011		Sheet	39 of 63




Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	AMP	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	QLA01 M/B LA-7811P Schematic
				Date	Thursday, June 16, 2011
				Sheet	40 of 63


1026 Add Diode for MIC L VREF0  
12/10 Change symbol of D24/D25 from SC1H751H010 to SCS00002G00




## EXT MIC IN




8/13 Change symbol of D30 to SCA00000T00(EMI Suggest)




2/18 Add




2/24 Add



8/13 Change symbol of D29 to SCA00000T00(EMI Suggest)




Add for EMC suggest




8/13 Change symbol of D28 to SCA00000T00(EMI Suggest)


## HP OUT



8/13 Change symbol of D21 to SCA00000T00(EMI Suggest)




10/22 Change U56 from SA00001ZW00 to SA00004IS00




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS DOCUMENT IS AN ENGINEERING DRAWING AND IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Audio Jack	
Size	Custom	Document Number	Rev	Date	
		QLA01 M/B LA-7811P Schematic	1.A	Thursday, June 16, 2011	
		Sheet		41 of 63	

Mini Card Slot 1---TV tuner Currecnt: 3.3 : 2750mA, 1.5: 500mA



www.aitech1.ru



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	WLAN&MINI
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Rev
				Custom	1.A
				Document Number <b>QLA01 M/B LA-7811P Schematic</b>	
Date:	Thursday, June 16, 2011	Sheet	42	of	63

**Place closely pin 12**

**Place closely pin 13**

**EC DEBUG port**

**Reserve R460 for EC debug.**

**Security Classification**

Security Classification	Compal Secret Data
Issued Date	2010/07/20
Deciphered Date	2011/07/20

**Compal Electronics, Inc.**

**EC KB930/KB conn**

**QLA01 M/B LA-7811P Schematic**

**Rev A**

**Thursday, June 16, 2011**


**Sheet 43 of 63**

EC KB930/KB conn

Title			
EC KB930/KB conn			
Size	Document Number	Rev	
Custom	QLA01 M/B LA-7811P Schematic	A	
Date:	Thursday, June 16, 2011	Sheet	43 of 63




10/27 Add C558-C561(EMI request)



0818 Vendor suggest(Close to U42.Pin43/Pin44)

12/6 Change C947/C948 from 4.7uF to 1uF




De-Emphasis Control		
DEMT1 (pin 17)	DEMT0 (pin 16)	AUDIO INTERFACE
LOW	LOW	OFF *
LOW	HIGH	48 kHz
HIGH	LOW	44.1 kHz
HIGH	HIGH	32 kHz




## Power switch board

12/6 Change symbol of JPWR1 from SP02000U100 to SP01000B100




## LED board conn.




12/6 Change symbol of JLED1R from SP02000B800 to SP01000N500

8/13 Change symbol of D27 to SCA00000E00(EMI Suggest)




## SENSOR BOTTOM

Follow NCQD0




## DECO LED board conn.



12/6 Change symbol of JLED1 from SP02000PO00 to SP010028400(3pin to 4 pin)


10/26 Change symbol and footprint of JBT1 from SP02000FR00 to SP02000F000




BT  
Connector

## DTV recorder

10/3 Change symbol of J3DIR1 from SP02000B000 to SP02000GC00(置立式 to R/A)




## Fan Control circuit




11/29 Change symbol and footprint of JFAN1 from SP02000U900 to SP02000X00

Security Classification		Compal Secret Data		Title	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Compal Electronics, Inc.	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				WL/BT ON/OFF, PWR S/W, OSD	
Size	Custom	Document Number	QLA01 M/B LA-7811P Schematic		Rev 1.A
Date:	Thursday, June 16, 2011	Sheet	46	of 63	


### +V\_3.3V TO +3VS




### +V\_5V TO +5VS




### +12V1 TO +12VS








### +1.5V TO +1.5VS




### 9/29 Change net name from +5VALW to +5VSB




### Discharge circuit




### NON-PDH



### Screw





### 8/24 Add C1031-C1036



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	DC Interface/Screw	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				Rev 1.A	Rev 1.A
				Date: Thursday, June 16, 2011	Sheet 47 of 63

## Power Button

<http://adf.ly/3o8pJ>







Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Power OK/PBN	
				Size B	Document Number
				QLA01 M/B LA-7811P Schematic	
				Date: Thursday, June 16, 2011	Rev 1.A
				Sheet 48 of 63	


PH1 under CPU botten side :

CPU thermal protection at 92 degree C


Recovery at 57 degree C





FOR EC suspend  
 $V_{FB}=0.6V$   
 $V_o=V_{FB} \cdot (1+PR7/PR9)=3.318V$   
 $I_{peak}=0.062A, I_{max}=0.045A$   
 Current limit  $\geq 4A$



Security Classification		Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/07/20		Deciphered Date		2011/07/20		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.									
Size		Document Number				Rev		0.1	
Custom									
Date:		Thursday, June 16, 2011				Sheet		51 of 63	




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title <b>+V_5VP/+V_3VP</b>	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number 0.1
				Date	Thursday, June 16, 2011
				Sheet	52 of 63




VCCSA_VID	+VCCSAP
0	0.925V (0.928V)
1	0.85V (0.851V)

Default



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	1.5VP/+1.2VALWP/+0.75VS	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number	Rev 0.1
				Date:	Thursday, June 16, 2011	Sheet 55 of 63







www.aitech1.ru

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	VCCPP/1.8VP
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Custom
				Document Number	QLA01 M/B LA-7811P
				Date	Thursday, June 16, 2011
				Sheet	56 of 63

CPU CORE OCP: 90A-----65W



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	CPU CORE 1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				Date	Thursday, June 16, 2011	Sheet 57 of 63




VGFX:  
Cout ESR= m ohm Rdson=3~3.6m  
Ipeak=35 A, Imax=25 A  
Delta I=7A

OCP= 40 A

```
CPU_CORE:
Cout=220*18+ 390u 10m*4+560u 10m*3 +330u 9m*3 +560u 15m*2
Rdson=3~3.6m
Ipeak= A, Imax=85 A
F=338k hz
Delta I=
```

OCP= 135 A

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	CPU_CORE_2	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom		0.1
				Date:	Thursday, June 16, 2011	Sheet 58 of 63



Security Classification		Compal Secret Data		<b><i>Compal Electronics, Inc.</i></b>		
Issued Date	2010/07/20	Deciphered Date	2011/07/20	Title	VGA_CORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev 0.1
				Custom		
				Date:		